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Abstract
Bitwise operations are an important component of modern
day programming. Many widely-used data structures (e.g.,
bitmap indices in databases) rely on fast bitwise operations on
large bit vectors to achieve high performance. Unfortunately,
in existing systems, regardless of the underlying architecture
(e.g., CPU, GPU, FPGA), the throughput of such bulk bitwise
operations is limited by the available memory bandwidth.
We propose Buddy, a new mechanism that exploits the ana-
log operation of DRAM to perform bulk bitwise operations
completely inside the DRAM chip, thereby not wasting any
memory bandwidth. Buddy consists of two components. First,
simultaneous activation of three DRAM rows that are con-
nected to the same set of sense amplifiers enables us to perform
bitwise AND and OR operations. Second, the inverters present
in each sense amplifier enables us to perform bitwise NOT op-
erations, with modest changes to the DRAM array. These two
components, along with RowClone, a prior proposal for fast
row copying inside DRAM, make Buddy functionally com-
plete, thereby allowing it to perform any bitwise operation ef-
ficiently inside DRAM. Our implementation of Buddy largely
exploits the existing DRAM structure and interface, and incurs
low overhead (1% of DRAM chip area).
Our evaluations based on SPICE simulations show that,
across seven commonly-used bitwise operations, Buddy pro-
vides between 10.9X—25.6X improvement in raw through-
put and 25.1X—59.5X reduction in energy consumption. We
evaluate three real-world data-intensive applications that ex-
ploit bitwise operations. First, Buddy improves performance
of database queries that use bitmap indices for fast analytics by
6.0X compared to a state-of-the-art baseline using SIMD op-
erations. Second, Buddy accelerates BitWeaving, a recently-
proposed technique for fast database scans, by 7.0X on aver-
age across a wide range of scan parameters. Third, for the
commonly-used set data structure, Buddy improves perfor-
mance of set intersection, union, and difference operations by
3.0X compared to conventional implementations. We also de-
scribe four other promising applications that can benefit from
Buddy, including DNA sequence analysis, encryption, and ap-
proximate statistics. We believe and hope that the large per-
formance and energy improvements provided by Buddy can
enable many other applications to use bitwise operations.
1. Introduction
Bitwise operations are an important component of modern
day programming [36, 67]. In this paper, we aim to improve
the performance and efficiency of bitwise operations on large
amounts of data, or bulk bitwise operations, which are trig-
gered by many applications. For instance, in databases, bitmap
indices [18, 51], which heavily use bitwise operations, were
shown to be more efficient than B-trees for many queries [5,
18, 70]. Many real-world databases [5, 8, 9, 52] support
bitmap indices. Again in databases, a recent work, BitWeav-
ing [47], proposes a technique to accelerate database scans
completely using bitwise operations. In bioinformatics, prior
works have proposed techniques to exploit bitwise operations
to accelerate DNA sequence alignment [15, 71]. Bitwise oper-
ations are also prevalent in encryption algorithms [26, 50, 66],
graph processing [46], approximate statistics [17], and net-
working workloads [67]. Thus, accelerating such bulk bitwise
operations can significantly boost the performance and effi-
ciency of a number of important applications.
In existing systems, a bulk bitwise operation requires a large
amount of data to be transferred back and forth on the mem-
ory channel between main memory and the processor. Such
large data transfers result in high latency, bandwidth, and en-
ergy consumption. In fact, our experiments on an Intel Sky-
lake [1] system and an NVIDIA GeForce GTX 745 [6] system
show that the available memory bandwidth of these systems is
the performance bottleneck that limits the throughput of bulk
bitwise operations (Section 7).
In this paper, we propose a new mechanism to perform bulk
bitwise operations completely inside main memory (DRAM),
without wasting memory bandwidth, improving both perfor-
mance and efficiency. We call our mechanism BUdDy-RAM
(Bitwise operations Using Dynamic RAM) or just Buddy.
Buddy consists of two parts, Buddy-AND/OR and Buddy-NOT.
Both parts rely on the operation of the sense amplifier that is
used to extract data from the DRAM cells.
Buddy-AND/OR exploits the fact that a DRAM chip con-
sists of many subarrays [19, 35, 63]. In each subarray, many
rows of DRAM cells (typically 512 or 1024) share a single
row of sense amplifiers. We show that simultaneously activat-
ing three rows (rather than one) results in a bitwise majority
function, i.e., in each column of cells, at least two cells have to
be fully charged for the corresponding sense amplifier to detect
a logical “1”. We refer to this operation as triple-row activa-
tion. We show that by controlling the initial value of one of
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the three rows, we can use the triple-row activation to perform
a bitwise AND or OR operation of the remaining two rows.
Buddy-NOT exploits the fact that each sense amplifier con-
sists of two inverters. We use a dual-contact cell (a 2-transistor
1-capacitor cell [31]) that connects to both sides of the invert-
ers to efficiently perform a bitwise NOT of the value of any
cell connected to the sense amplifier. Our SPICE simulations
results show that both Buddy-AND/OR and Buddy-NOT work
reliably, even in the presence of significant process variation.
Sections 3 and 4 present these two components in full detail.
Combining Buddy-AND/OR and Buddy-NOT, Buddy is
functionally complete, and can perform any bitwise logical
operation. Since DRAM internally operates at row granular-
ity, both Buddy-AND/OR and Buddy-NOT naturally operate
at the same granularity, i.e., an entire row of DRAM cells (mul-
tiple kilobytes across a module). As a result, Buddy can effi-
ciently perform any multi-kilobyte-wide bitwise operation.
A naive implementation of Buddy would lead to high cost
and complexity. For instance, supporting triple-row activation
on any three arbitrary DRAM rows requires the replication of
the address bus and the row decoder, as these structures have
to communicate and decode three addresses simultaneously.
In this work, we present a practical, low-cost implementation
of Buddy, which heavily exploits the existing DRAM opera-
tion and command interface. First, our implementation allows
the memory controller to perform triple-row activation only
on a designated set of three rows (chosen at design time) in
each DRAM subarray. To perform Buddy AND/OR operation
on two arbitrary DRAM rows, the data in those rows are first
copied to the designated set of rows that are capable of triple-
row activation, and the result of the operation is copied out
of the designated rows to the destination. We exploit a recent
work, RowClone [63], which enables very fast data copying
between two DRAM rows, to perform the required copy oper-
ations efficiently. Second, we logically split the row decoder in
each DRAM subarray into two parts, one part to handle activa-
tions related to only the designated rows, and another to han-
dle activations of the regular data rows. Finally, we introduce
a simple address mapping mechanism that avoids any changes
to the DRAM command interface. In fact, our implementa-
tion introduces no new DRAM commands. Putting together all
these techniques, we evaluate the area cost of our proposal to
be equivalent to 10 DRAM rows per subarray, which amounts
to less than 1% of DRAM area (as shown in Section 5.4).
By performing bulk bitwise operations completely in
DRAM, Buddy significantly improves the performance and re-
duces the energy consumption of these operations. In fact,
as Buddy does not require any data to be read out of the
DRAM banks, each individual Buddy operation is contained
entirely inside a DRAM bank. Since DRAM chips have mul-
tiple DRAM banks to overlap the latencies of different mem-
ory requests, we can perform multiple Buddy operations con-
currently in different banks. As a result, the performance of
Buddy scales linearly with the number of DRAM banks in
the memory system, and is not limited by the off-chip pin
bandwidth of the processor. We evaluate these benefits by
comparing the raw throughput and energy of performing bulk
bitwise operations using Buddy to an Intel Skylake [1] sys-
tem and an NVIDIA GTX 745 [6] system. Our evaluations
show that the bitwise operation throughput of both of these
systems is limited by the off-chip memory bandwidth. Aver-
aged across seven commonly-used bitwise operations, Buddy,
even when using only a single DRAM bank, improves bit-
wise operation throughput by 3.8X—9.1X compared to the
Skylake, and 2.7X—6.4X compared to the GTX 745. Buddy
reduces DRAM energy consumption of these bitwise opera-
tions by 25.1X—59.5X (Section 7). In addition to these bene-
fits, Buddy frees up significant processing capacity, cache re-
sources, and memory bandwidth for other co-running applica-
tions, thereby reducing both computation-unit and memory in-
terference caused by bulk bitwise operations and thus enabling
better overall system performance.
We evaluate three data-intensive applications to demonstrate
Buddy’s benefits in comparison to a state-of-the-art baseline
processor that performs bitwise operations using SIMD exten-
sions. First, we show that Buddy improves end-to-end per-
formance of queries performed on database bitmap indices by
6.0X, on average across a range of query parameters. Sec-
ond, Buddy improves the performance of BitWeaving [47], a
recently proposed technique to accelerate column scan opera-
tions in databases, by 7.0X, on average across a range of scan
parameters. Third, for the commonly-used set data structure,
Buddy improves performance of set intersection, union, and
difference operations by 3.0X compared to conventional im-
plementations [24]. Section 8 describes our simulation frame-
work [16], workloads, results, and four other potential use
cases for Buddy: bulk masked initialization, encryption algo-
rithms, DNA sequence mapping, and approximate statistics.
We make the following contributions.
• To our knowledge, this is the first work that proposes a
low-cost mechanism to perform bulk bitwise operations
completely within a DRAM chip. We introduce Buddy,
a mechanism that exploits the analog operation of DRAM
to perform any row-wide bitwise operation efficiently using
DRAM.1
• We present a low-cost implementation of Buddy, which re-
quires modest changes to the DRAM architecture. We verify
our implementation of Buddy with rigorous SPICE simula-
tions. The cost of our implementation is 1% of the DRAM
chip area, and our implementation requires no new DRAM
commands. (Section 5)
• We evaluate the benefits of Buddy on both 1) raw through-
put/energy of seven commonly-used bulk bitwise opera-
tions and 2) three data-intensive real workloads that make
heavy use of such operations. Our extensive results show
that Buddy significantly outperforms the state-of-the-art ap-
proach of performing such operations in the SIMD units of
a CPU or in the execution units of a GPU. We show that
the large improvements in raw throughput of bitwise oper-
ations translate into large improvements (3.0X-7.0X) in the
performance of three data-intensive workloads. (Section 8)
1The novelty of our approach is confirmed by at least one cutting-edge DRAM
design team in industry [33]. The closest work we know of are patents by
Mikamonu [14]. The mechanisms presented in these patents are significantly
different and costlier than our approach. We discuss this work in Section 9.
2
2. Background on DRAM Operation
DRAM-based memory consists of a hierarchy of structures
with channels, modules, and ranks at the top. Each rank con-
sists of a number of chips that operate in unison. Hence, a rank
can be logically viewed as a single wide DRAM chip. Each
rank is further divided into many banks. All access-related
commands are directed towards a specific bank. Each bank
consists of several subarrays and peripheral logic to process
commands [19, 35, 63, 75]. Each subarray consists of many
rows (typically 512/1024) of DRAM cells, a row of sense am-
plifiers, and a row address decoder. Figure 1 shows the logical
organization of a subarray.
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Figure 1: DRAM subarray
At a high level, accessing data from a subarray involves
three steps. The first step, called row activation, copies data
from a specified row of DRAM cells to the corresponding row
of sense amplifiers. This step is triggered by the ACTIVATE
command. Then, data is accessed from the sense amplifiers
using a READ or WRITE command. Each READ or WRITE
accesses only a subset of sense amplifiers. Once a row is acti-
vated, multiple READ and WRITE commands can be issued to
that row. The bank is then prepared for a new row access by
performing an operation called precharging. This step is trig-
gered by a PRECHARGE command. We now explain these op-
erations in detail by focusing our attention on a single DRAM
cell and a sense amplifier.
2.1. DRAM Cell and Sense Amplifier
Figure 2 shows the connection between a DRAM cell and
a sense amplifier. Each DRAM cell consists of 1) a capaci-
tor, and 2) an access transistor that controls access to the cell.
Each sense amplifier consists of two inverters, and an enable
signal. The output of each inverter is connected to the input of
the other inverter. The wire that connects the cell to the sense
amplifier is called the bitline, and the wire that controls the ac-
cess transistor is called the wordline. We refer to the wire on
the other end of the sense amplifier as bitline (“bitline bar”).
2.2. DRAM Cell Operation
Figure 3 shows the state transitions involved in extracting
the state of the DRAM cell. In this figure, we assume that the
cell is initially in the charged state. The operation is similar
if the cell is initially empty. In the initial precharged state Ê,
both the bitline and bitline are maintained at a voltage level of
1
2VDD. The sense amplifier and the wordline are disabled.
The ACTIVATE command triggers an access to the cell.
Upon receiving the ACTIVATE, the wordline of the cell is
raisedË, connecting the cell to the bitline. Since the capacitor
is fully charged, and therefore at a higher voltage level than
the bitline, charge flows from the capacitor to the bitline until
both the capacitor and the bitline reach the same voltage level
1
2VDD + δÌ. This phase is called charge sharing. After the
charge sharing is complete, the sense amplifier is enabled Í.
The sense amplifier detects the deviation in the voltage level
of the bitline (by comparing it with the voltage level on the
bitline). The sense amplifier then amplifies the deviation to
the stable state where the bitline is at the voltage level of VDD
(and the bitline is at 0). Since the capacitor is still connected
to the bitline, the capacitor also gets fully charged Î. If the
capacitor was initially empty, then the deviation on the bitline
would be negative (towards 0), and the sense amplifier would
drive the bitline to 0. Each ACTIVATE command operates on
an entire row of cells (typically 8 KB of data across a rank).
After the cell is activated, data can be accessed from the bit-
line by issuing a READ or WRITE to the column containing
the cell (not shown in Figure 3). Once the data is accessed, the
subarray needs to be taken back to the initial precharged state
Ê. This is done by issuing a PRECHARGE command. Upon
receiving this command, DRAM first lowers the raised word-
line, thereby disconnecting the capacitor from the bitline. Af-
ter this, the sense amplifier is disabled, and both the bitline and
the bitline are driven to the voltage level of 12VDD.
Our mechanism, Buddy, exploits several aspects of mod-
ern DRAM operation to efficiently perform bitwise operations
completely inside DRAM with low cost. In the following sec-
tions, we describe the two components of Buddy in detail.
3. Buddy AND/OR
The first component of Buddy to perform bitwise AND and
OR operations exploits two facts about the DRAM operation.
1. Within a DRAM subarray, each sense amplifier is shared
by many DRAM cells (typically 512 or 1024).
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Figure 3: State transitions involved in DRAM cell activation
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2. The final state of the bitline after sense amplification de-
pends primarily on the voltage deviation on the bitline
after the charge sharing phase.
Based on these facts, we observe that simultaneously activat-
ing three cells, rather than a single cell, results in a majority
function—i.e., at least two cells have to be fully charged for
the final state to be a logical “1”. We refer to such a simultane-
ous activation of three cells (or rows) as triple-row activation.
We now conceptually describe triple-row activation and how
we use it to perform bitwise AND and OR operations.
3.1. Triple-Row Activation (TRA)
A triple-row activation (TRA) simultaneously connects each
sense amplifier with three DRAM cells. For ease of concep-
tual understanding, let us assume that all cells have the same
capacitance, the transistors and bitlines behave ideally (no re-
sistance), and the cells start at a fully refreshed state. Then,
based on charge sharing principles [34], the bitline deviation
at the end of the charge sharing phase of the TRA is,
δ =
k.Cc.VDD + Cb.
1
2
VDD
3Cc + Cb
− 1
2
VDD
=
(2k − 3)Cc
6Cc + 2Cb
VDD (1)
where, δ is the bitline deviation, Cc is the cell capacitance, Cb
is the bitline capacitance, and k is the number of cells in the
fully charged state. It is clear that δ > 0 if and only if 2k −
3 > 0. In other words, the bitline deviation will be positive
if k = 2, 3 and it will be negative if k = 0, 1. Therefore, we
expect the final state of the bitline to be VDD if at least two of
the three cells are initially full charged, and the final state to be
0, if at least two of the three cells are initially fully empty.
Figure 4 shows an example of TRA where two of the three
cells are initially in the charged stateÊ. When the wordlines of
all the three cells are raised simultaneously Ë, charge sharing
results in a positive deviation on the bitline. Therefore, after
sense amplification Ì, the sense amplifier drives the bitline to
VDD, and as a result, fully charges all the three cells.
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Figure 4: Triple-row activation
IfA,B, and C represent the logical values of the three cells,
then the final state of the bitline is AB + BC + CA (the ma-
jority function). Importantly, we can rewrite this expression as
C(A+B) +C(AB). In other words, by controlling the value
of the cell C, we can use TRA to execute a bitwise AND or
bitwise OR of the cells A and B. Due to the regular bulk op-
eration of cells in DRAM, this approach naturally extends to
an entire row of DRAM cells and sense amplifiers, enabling a
multi-kilobyte-wide bitwise AND/OR operation.
3.2. Making TRA Work
There are five issues with TRA that we need to resolve for
it to be implementable in a real design.
1. The deviation on the bitline with three cells may not be
large enough to be detected by the sense amplifier or it
could lengthen the sense amplification process.
2. Equation 1 assumes that all cells have the same capacitance.
However, due to process variation, different cells will have
different capacitance. This can affect the reliability of TRA.
3. As shown in Figure 4 (stateÌ), the TRA overwrites the data
of all the three cells with the final value. In other words,
TRA modifies all source data.
4. Equation 1 assumes that the cells involved in a TRA are
either fully charged or fully empty. However, DRAM cells
leak charge over time. Therefore, TRA may not operate as
expected, if the cells involved had leaked charge.
5. Simultaneously activating three arbitrary rows inside a
DRAM subarray requires the memory controller to com-
municate three row addresses to the DRAM module and the
subarray row decoder to simultaneously decode three row
addresses. This introduces an enormous cost on the address
bus and the row decoder.
We address the first two issues by performing rigorous and
detailed SPICE simulations of TRA. The results of these con-
firm that TRA works as expected even with ±20% process
variation. Section 3.3 presents these results. We propose a
simple implementation of Buddy AND/OR that addresses all
of the last three issues. We describe this implementation in
Section 3.4. Section 5 describes the final implementation of
Buddy.
3.3. SPICE Simulations
We perform SPICE simulations to confirm the reliability of
TRA. We implement the DRAM sense amplifier circuit us-
ing 55nm DDR3 model parameters [57], and PTM low-power
transistor models [56, 76]. We use cell/transistor parameters
from the Rambus power model [57] (cell capacitance = 22fF,
transistor width = 55nm, transistor height = 85nm).
The DRAM specification is designed for the worst case con-
ditions when a cell has not been accessed for a long time (re-
fresh interval). Therefore, we can activate a fully refreshed cell
with a latency much lower than the standard activation latency,
35ns [27, 65]. In fact, we observe that we can activate a fully
charged/empty cell in 20.9 ns/13.5 ns.
For TRA, there are four possible cases depending on the
number cells that are initially fully charged. For these cases,
we add different levels of process variation among cells, so that
the strong cell attempts to override the majority decision of the
two weak cells. Table 1 shows the latency of TRA for the four
possible cases with different levels of process variation, where
s and w subscripts stand for strong and weak, respectively, for
the cells that store either 0 or 1.
We draw three conclusions. First, for the cases where all
three cells are either 0 or 1, the latency of TRA is stable at
around 16 ns and 22 ns respectively, even in the presence of
process variation. This is because, in these two cases, all three
cells push the bitline toward the same direction. Second, for
the other two cases, while the latency of TRA increases with
4
Variation ±0% ±5% ±10% ±15% ±20% ±25%
0s0w0w 16.4 16.3 16.3 16.4 16.3 16.2
1s0w0w 18.3 18.6 18.8 19.1 19.7 Fail
0s1w1w 24.9 25.0 25.2 25.3 25.4 25.7
1s1w1w 22.5 22.3 22.2 22.2 22.2 22.1
Table 1: Effect of process variation on the latency of triple-row
activation. All times are in ns.
increasing process variation, it is still well within the DRAM
specification even with ±20% process variation (i.e., a 40%
difference in cell capacitance). Third, we observe the first fail-
ure at ±25% for the 1s0w0w case. In this case, the sense am-
plifier operates incorrectly by detecting a “1” instead of “0”.
In summary, our SPICE simulations show that TRA works as
expected even in the presence of significant process variation.
Prior works [41, 48, 59, 73] show that temperature increases
DRAM cell leakage. However, as we show in the next section,
our mechanism always ensures that the cells involved in the
TRA are fully refreshed just before the operation. Therefore,
we do not expect temperature to affect the reliability of TRA.
3.4. Implementation of Buddy AND/OR
To avoid modification of the source data (issue 3), our im-
plementation reserves a set of designated rows in each subar-
ray that will be used to perform TRAs. These designated rows
are chosen statically at design time. To perform bitwise AND
or OR operation on two arbitrary sources rows, our mechanism
first copies the data of the source rows into the designated rows
and performs the required TRA on the designated rows. Our
final implementation (Section 5) reserves four designated rows
in each subarray (T0—T3). As an example, to perform a bit-
wise AND of two rows A and B, and store the result in row R,
our mechanism performs the following steps.
1. Copy data of row A to row T0
2. Copy data of row B to row T1
3. Initialize row T2 to 0
4. Activate rows T0, T1, and T2 simultaneously
5. Copy data of row T0 to row R
This implementation allows us to address the last three is-
sues described in Section 3.2. First, by not performing the
TRA directly on the source data, our mechanism trivially
avoids modification of the source data (issue 3). Second, each
copy operation takes five orders of magnitude lower latency
(1 µs) than the refresh interval (64 ms). Since these copy
operations are performed just before the TRA, the rows in-
volved in the TRA are very close to the fully refreshed state
just before the operation (addressing issue 4). Finally, since
the designated rows are chosen at design time, the memory
controller can use a reserved address to communicate TRA of
a pre-defined set of three designated rows. To this end, our
mechanism reserves a set of row addresses just to control the
designated rows. While some of these addresses perform sin-
gle row activation of the designated rows (necessary for the
copy operations), others trigger TRAs of pre-defined sets of
designated rows. For instance, in our final implementation
(Section 5), to perform a TRA of designated rows T0, T1,
and T2 (step 4, above), the memory controller simply issues a
ACTIVATE with the reserved address B12. The row decoder
maps B12 to all the three wordlines of rows T0, T1, and T2.
This mechanism requires no changes to the address bus and
significantly reduces the cost and complexity of the row de-
coder compared to performing TRA on three arbitrary rows
(addressing issue 5).
3.5. Mitigating the Overhead of Copy Operations
Our mechanism needs a set of copy and initialization op-
erations to copy the source data into the designated rows and
copy the result back to the destination. These copy operations,
if performed naively, will nullify the benefits of our mecha-
nism. Fortunately, a recent work, RowClone [63], has pro-
posed two techniques to copy data between two rows quickly
and efficiently within DRAM. The first technique, RowClone-
FPM (Fast Parallel Mode), copies data within a subarray by
issuing two back-to-back ACTIVATEs to the source row and
the destination row. The second technique, RowClone-PSM
(Pipelined Serial Mode), copies data between two banks by
using the shared internal bus to overlap the read to the source
bank with the write to the destination bank.
With RowClone, we can perform all the copy operations and
the initialization operation efficiently within DRAM. To use
RowClone for the initialization operation, we reserve two ad-
ditional control rows, C0 and C1. C0 is pre-initialized to 0
and C1 is pre-initialized to 1. Depending on the operation to
be performed, our mechanism uses RowClone to copy either
C0 or C1 to the appropriate designated row.
In the best case, when all the three rows involved in the oper-
ation are in the same subarray, our mechanism uses RowClone-
FPM for all copy and initialization operations. However, if the
three rows are in different subarrays, some of the three copy
operations have to use RowClone-PSM. In the worst case,
when all three copy operations have to use RowClone-PSM,
our approach would consume higher latency than the base-
line. However, when only one or two RowClone-PSM oper-
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ations are required, our mechanism is faster and more energy-
efficient than existing systems.
4. Buddy NOT
Buddy NOT exploits the following fact that at the end of
the sense amplification process, the voltage level of the bitline
contains the negation of the logical value of the cell. Our key
idea to perform bitwise NOT in DRAM is to transfer the data
on the bitline to a cell that can be connected to the bitline.
For this purpose, we introduce the dual-contact cell. A dual-
contact cell (DCC) is a DRAM cell with two transistors (a 2T-
1C cell similar to the one described in [31]). For each DCC,
one transistor connects the DCC to the bitline and the other
transistor connects the DCC to the bitline. We refer to the
wordline that controls the connection between the DCC and
the bitline as the d-wordline (or data wordline). We refer to the
wordline that controls the connection between the DCC and
the bitline as the n-wordline (or negation wordline). Figure 5
shows a DCC connected to a sense amplifier.
Figure 6 shows the steps involved in transferring the nega-
tion of a source cell on to the DCC connected to the same sense
amplifier Ê. Our mechanism first activates the source cell Ë.
The activation process drives the bitline to the data correspond-
ing to the source cell, VDD in this case Ì. More importantly,
for the purpose of our mechanism, it drives the bitline to 0.
In this state, our mechanism activates the n-wordline, enabling
the transistor that connects the DCC to the bitlineÍ. Since the
bitline is already at a stable voltage level of 0, it overwrites
the value in the DCC with 0, essentially copying the negation
of the source data into the DCC. After this step, we can ef-
ficiently copy the negated data into the destination cell using
RowClone.
SPICE Simulations. We perform detailed SPICE simula-
tion of the dual-contact cell with the same cell and transistor
parameters described in Section 3.3. Our simulation results
confirm that the DCC operation described in Figure 6 works
as expected. We do not present details due to lack of space.
Implementation of Buddy NOT. Our implementation adds
two rows of DCCs to each subarray, one on each side of
the row of sense amplifiers. Similar to the designated rows
used for Buddy AND/OR (Section 3.4), the memory controller
uses reserved row addresses to control the d-wordlines and n-
wordlines of the DCC rows—e.g., in our final implementation
(Section 5), address B5 maps to the n-wordline of the first
DCC row. To perform a bitwise NOT of row A and store the
result in row R, the memory controller performs the following
steps.
1. Activate row A
2. Activate n-wordline of DCC (address B5)
3. Precharge the bank.
4. Copy data from d-wordline of DCC to row R
Similar to the copy operations in Buddy AND/OR (Sec-
tion 3.5), the copy operation in Step 4 above be efficiently
performed using RowClone.
5. Buddy: Putting It All Together
In this section, we describe how we integrate Buddy
AND/OR and Buddy NOT into a single mechanism that can
perform any bitwise operation efficiently inside DRAM. First,
both Buddy AND/OR and Buddy NOT reserve a set of rows
in each subarray and a set of addresses that map to these rows.
We present the final set of reserved addresses and their map-
ping in detail (Section 5.1). Second, we introduce a new prim-
itive called AAP (ACTIVATE-ACTIVATE-PRECHARGE) that
the memory controller uses to execute various bitwise opera-
tions (Section 5.2). Finally, we describe an optimization that
lowers the latency of the AAP primitive, further improving the
performance of Buddy (Section 5.3).
5.1. Row Address Grouping
Our implementation divides the space of row addresses in
each subarray into three distinct groups (Figure 7): 1) bitwise
group, 2) control group, and 3) data group.
Sense AmpliVers
... 1006 rows ...
small B-group
row decoder
regular
row decoder
B12
C-group
(2 rows)
C0,C1
B-group
(8 rows)
T0,T1,T2,T3
DCC0,DCC0
DCC1,DCC1
D-group
Figure 7: Row address grouping. The figure shows how the B-
group row decoder (Section 5.3) simultaneously activates rows
T0, T1, and T2 with a single address B12.
The B-group (or the bitwise group) corresponds to the ad-
dresses used to perform the bitwise operations. This group
contains eight physical wordlines: four corresponding to the
designated rows (T0—T3) used to perform triple-row acti-
vations (Section 3.4) and the remaining four corresponding
to the d-and-n-wordlines that control the two rows of dual-
contact cells (Section 4). We refer to the d-wordlines of the two
rows as DCC0 and DCC1, and the corresponding n-wordlines
as DCC0 and DCC1. The B-group contains 16 reserved ad-
dresses: B0—B15. Table 2 lists the mapping between the 16
addresses and the wordlines. The first eight addresses individ-
ually activate each of the 8 wordlines in the group. Addresses
B12—B15 activate three wordlines simultaneously. Buddy
uses these addresses to trigger triple-row activations. Finally,
addresses B8—B11 activate two wordlines. As we will show
in the next section, Buddy uses these addresses to copy the re-
sult of an operation simultaneously to two rows (e.g., zero out
two rows simultaneously).2
The C-group (or the control group) contains the two pre-
initialized rows for controlling the bitwise AND/OR opera-
tions (Section 3.5). Specifically, this group contains two ad-
dresses: C0 (all zeros) and C1 (all ones).
The D-group (or the data group) corresponds to the rows
that store regular data. This group contains all the addresses
that are neither in the B-group nor in the C-group. Specif-
ically, if each subarray contains 1024 rows, then the D-group
contains 1006 addresses, labeled D0—D1005. Buddy exposes
only the D-group addresses to the operating system (OS). To
2An implementation can reserve more rows for the B-group. While this will
reduce the number of rows available to store application data, it can poten-
tially reduce the number of copy operations required to implement different
sequences of bitwise operations.
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Addr. Wordline(s)
B0 T0
B1 T1
B2 T2
B3 T3
B4 DCC0
B5 DCC0
B6 DCC1
B7 DCC1
Addr. Wordline(s)
B8 DCC0, T0
B9 DCC1, T1
B10 T2, T3
B11 T0, T3
B12 T0, T1, T2
B13 T1, T2, T3
B14 DCC0, T1, T2
B15 DCC1, T0, T3
Table 2: Mapping of B-group addresses
ensure that the OS system has a contiguous view of memory,
the memory controller interleaves the row addresses of subar-
rays such that the D-group addresses across all subarrays are
mapped contiguously to the physical address space.
With these address groups, the memory controller can use
the existing command interface to communicate all variants of
ACTIVATE to the DRAM chips. Depending on the address
group, the DRAM chips internally process the ACTIVATE ap-
propriately. For instance, by just issuing an ACTIVATE to ad-
dress B12, the memory controller can simultaneously activate
rows T0, T1, and T2. We will now describe how the memory
controller uses this interface to express bitwise operations.
5.2. Executing Bitwise Ops: The AAP Primitive
Let us consider the operation, Dk = not Di. To perform
this bitwise NOT operation, the memory controller sends the
following sequence of commands.
1. ACTIVATE Di; 2. ACTIVATE B5; 3. PRECHARGE;
4. ACTIVATE B4; 5. ACTIVATE Dk; 6. PRECHARGE;
The first three steps are the same as those described in Sec-
tion 4. These operations essentially copy the negation of row
Di into the DCC row 0 (as described in Figure 6). Step 4 acti-
vates the d-wordline of the DCC row, transferring the negation
of the source data on to the bitlines. Finally, Step 5 activates
the destination row, copying the data on the bitlines, i.e., the
negation of the source data, to the destination row.
If we observe the negation operation, it consists of two steps
of ACTIVATE-ACTIVATE-PRECHARGE operations. We re-
fer to this sequence as the AAP primitive. Each AAP takes two
addresses as input. AAP (addr1, addr2) corresponds to
the following sequence of commands: ACTIVATE addr1;
ACTIVATE addr2; PRECHARGE; Logically, an AAP op-
eration copies the result of activating the first address (addr1)
to the row mapped to the second address (addr2).
We observe that most bitwise operations mainly involve a
sequence of AAP operations. In a few cases, they require a
regular ACTIVATE followed by a PRECHARGE, which refer
to as AP. AP takes one address as input. AP (addr) cor-
responds to the following commands: ACTIVATE addr;
PRECHARGE; Figure 8 shows the sequence of steps taken
by the memory controller to execute three bitwise operations:
and, nand, and xor.
Let us consider the and operation, Dk = Di and Dj. The
four AAP operations directly map to the steps described in Sec-
tion 3.4. The first AAP copies the first source row (Di) into the
designated row T0. Similarly, the second AAP copies the sec-
ond source row Dj to row T1, and the third AAP copies the
AAP (Di, B0) ;T0 = Di
AAP (Dj, B1) ;T1 = Dj
AAP (C0, B2) ;T2 = 0
AAP (B12, Dk) ;Dk = T0 & T1
AAP (Di, B0) ;T0 = Di
AAP (Dj, B1) ;T1 = Dj
AAP (C0, B2) ;T2 = 0
AAP (B12, B5) ;DCC0 = !(T0 & T1)
AAP (B4, Dk) ;Dk = DCC0
AAP (Di, B8) ;DCC0 = !Di, T0 = Di
AAP (Dj, B9) ;DCC1 = !Dj, T1 = Dj
AAP (C0, B10) ;T2 = T3 = 0
AP (B14) ;T1 = DCC0 & T1
AP (B15) ;T0 = DCC1 & T0
AAP (C1, B2) ;T2 = 1
AAP (B12, Dk) ;Dk = T0 | T1
Dk = Di and Dj
Dk = Di nand Dj
Dk = Di xor Dj
or/nor/xnor can be implemented
by appropriately modifying the
control rows of and/nand/xor.
Figure 8: Command sequences for different bitwise operations
control row “0” to row T2 (to perform a bitwise AND). Fi-
nally, the last AAP first issues an ACTIVATE to address B12.
As described in Table 2, this command simultaneously acti-
vates the rows T0, T1, and T2, resulting in an and operation
of the values of rows T0 and T1. This command is immedi-
ately followed by an ACTIVATE to Dk, which in effect copies
the result of the and operation to the destination row Dk.
While an individual bitwise operation involves multiple
copy operations, this overhead of copying can be reduced
by applying standard compiler techniques. For instance,
accumulation-like operations generate intermediate results that
are immediately consumed. An optimization like dead-store
elimination may prevent these values from being needlessly
copied. Our evaluations (Section 8) consider the overhead of
the copy operations without these optimizations.
5.3. Accelerating AAP with a Split Row Decoder
It is clear from Figure 8 that the latency of executing any
bitwise operation using Buddy depends on the latency of the
AAP primitive. The latency of the AAP in turn depends
on the latency of ACTIVATE, i.e., tRAS, and the latency of
PRECHARGE, i.e., tRP. The naive approach to execute an AAP
is to perform the three operations serially. Using this approach,
the latency of AAP is 2tRAS + tRP. While even this naive ap-
proach can offer better throughput and energy efficiency than
existing systems (not shown due to space limitations), we pro-
pose an optimization that significantly reduces the latency of
AAP.
Our optimization is based on the following two observa-
tions. First, the second ACTIVATE of an AAP is issued to an
already activated bank. As a result, this ACTIVATE does not
require full sense amplification, which is the dominant portion
of tRAS. Second, if we observe all the bitwise operations in
Figure 8, with the exception of one AAP in nand, exactly one
of the two ACTIVATEs in each AAP is to a B-group address.
To exploit these observations, our mechanism splits the row
decoder into two parts. The first part decodes all C/D-group
addresses and the second smaller part decodes only B-group
addresses. Such a split allows the subarray to simultaneously
decode a C/D-group address along with a B-group address.
With this setup, if the memory controller issues the second
ACTIVATE of an AAP after the first activation has sufficiently
progressed, the sense amplifier will force the data of the second
row(s) to the result of the first activation. This mechanism al-
lows the memory controller to significantly overlap the latency
of the two ACTIVATEs. This approach is similar to the inter-
segment copy operation used by Tiered-Latency DRAM [43].
Based on SPICE simulations, our estimate of the latency of
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executing both the ACTIVATEs is 4 ns larger than tRAS. For
DDR3-1600 (8-8-8) timing parameters [30], this optimization
reduces the latency of AAP from 80 ns to 49 ns.
In addition to reducing the latency of AAP, the split row de-
coder significantly reduces the complexity of the row decod-
ing logic. Since only addresses in the B-group are involved in
triple-row activations, the complexity of simultaneously rais-
ing three wordlines is restricted to the small B-group decoder.
5.4. DRAM Chip and Controller Cost
Buddy has three main sources of cost to the DRAM chip.
First, it requires the row decoding logic to distinguish between
the B-group addresses and the remaining addresses. Within the
B-group, it must implement the mapping described in Table 2.
As the B-group contains only 16 addresses, the complexity of
the changes to the row decoding logic are low. The second
source of cost is the implementation of the dual-contact cells
(DCCs). In our design, each sense amplifier has only one DCC
on each side, and each DCC has two wordlines associated with
it. This design is similar to the one described in [31]. In terms
of area, the cost of each DCC is roughly equivalent to two
DRAM cells. The third source of cost is the capacity lost due
to the reserved rows in the B-group and C-group. The system
cannot use these rows to store application data. Our proposed
implementation of Buddy reserves 10 rows in each subarray
for the two groups. For a typical subarray size of 1024 rows,
the loss in memory capacity is ≈1%.
DRAM manufacturers have to test chips to determine if
TRA and the DCCs work as expected. However, since these
operations concern only 8 DRAM rows of the B-group, we
expect the additional overhead of testing to be low.
On the controller side, Buddy requires the memory con-
troller to 1) store information about different address groups,
2) track the timing for different variants of the ACTIVATE
(with or without the optimizations), and 3) track the status of
different on-going bitwise operations. While scheduling dif-
ferent requests, the controller 1) adheres to power constraints
like tFAW, and 2) can interleave the multiple AAP commands
to perform a bitwise operation with other requests from dif-
ferent applications. We believe this modest increase in the
DRAM chip/controller complexity is negligible compared to
the improvement in throughput and energy enabled by Buddy
(described in Sections 7 and 8).
6. Integrating Buddy with the System Stack
We envision two distinct ways to integrate Buddy into the
system. The first way is a loose integration, where we treat
Buddy as an accelerator like GPU. The second way is a tight
integration, where we enable ISA support to integrate Buddy
inside main memory. We now discuss both these ways.
6.1. Buddy as an Accelerator
In this approach, the manufacturer designs Buddy as an ac-
celerator that can be plugged into the system as a separate de-
vice. We envision a system wherein the data structure that
relies heavily on bitwise operations is designed to fit inside
the accelerator memory, thereby minimizing communication
between the CPU and the accelerator. In addition to the per-
formance benefits of accelerating bitwise operations, this ap-
proach has two further benefits. First, a single manufacturer
designs both the DRAM and the memory controller (not true of
commodity DRAM). Second, the details of the data mapping
to suit Buddy can be hidden behind the device driver, which
can expose a simple-to-use API to the applications. Both these
factors simplify the implementation. The execution model for
this approach is similar to that of a GPU, wherein the program-
mer explicitly specifies the portions of the program that have
to be executed in the Buddy accelerator.
6.2. Integrating Buddy with System Main Memory
A tighter integration of Buddy with the system main mem-
ory requires support from different layers of the system stack,
which we discuss below.
6.2.1. ISA Support. To enable software to communicate oc-
currences of bulk bitwise operations to the processor, we in-
troduce new instructions of the form,
bop dst, src1, [src2], size
where bop is the bitwise operation to be performed, dst
is the destination address, src1 and src2 are the source ad-
dresses, and size denotes the length of operation in bytes.
6.2.2. Implementing the New Buddy Instructions. Since all
Buddy operations are row-wide, Buddy requires the source and
destination rows to be row-aligned and the operation to be at
least the size of a DRAM row. The microarchitecture imple-
mentation of the bop instructions checks if each instance of
these instructions satisfies this constraint. If so, the CPU sends
the operation to the memory controller. The memory controller
in turn determines the number of RowClone-PSM operations
required to complete the bitwise operation. If the number of
RowClone-PSM operations required is three (in which case
performing the operation using the CPU will be faster, Sec-
tion 3.5), or if the source/destination rows do not satisfy the
alignment/size constraints, the CPU executes the operation it-
self. Otherwise, the memory controller completes the opera-
tion using Buddy. Note that the CPU performs the virtual-to-
physical address translation of the source and destination rows
before performing these checks and exporting the operations
to the memory controller. Therefore, there is no need for any
address translation support in the memory controller.
6.2.3. Maintaining On-chip Cache Coherence. Buddy di-
rectly reads/modifies data in main memory. Therefore, before
performing any Buddy operation, the memory controller must
1) flush any dirty cache lines from the source rows, and 2) in-
validate any cache lines from destination rows. While flushing
the dirty cache lines of the source rows is on the critical path of
a Buddy operation, simple structures like the Dirty-Block In-
dex [62] can speed up this step. Our mechanism invalidates the
cache lines of the destination rows in parallel with the Buddy
operation. Such a coherence mechanism is already required
by Direct Memory Access (DMA) [20], which is supported by
most modern processors.
6.2.4. Software Support. The minimum support that Buddy
requires from software is for the application to use the new
Buddy instructions to communicate the occurrences of bulk
bitwise operations to the processor. However, as an optimiza-
tion to enable maximum benefit, the OS can allocate pages that
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are likely to be involved in a bitwise operation such that 1) they
are row-aligned, and 2) belong to the same subarray. Note that
the OS can still interleave the pages of a single data structure
to multiple subarrays. Implementing this support requires the
OS to be aware of the subarray mapping, i.e., determine if two
physical pages belong to the same subarray or not. The OS
can extract this information from the DRAM modules with the
help of our memory controller (similar to [35, 43]).
7. Analysis of Throughput & Energy
We compare the throughput of Buddy for bulk bitwise op-
erations to that of an Intel Skylake Core i7 system [1] and an
NVIDIA GeForce GTX 745 GPU [6]. The Skylake system
has 4 cores with support for Advanced Vector eXtensions [28],
and two 64-bit DDR3-2133 channels. The GTX 745 contains
3 streaming multi-processors each with 128 cuda cores. The
memory system consists of one 128-bit DDR3-1800 channel.
For each bitwise operation, we run a microbenchmark that per-
forms the operation repeatedly for many iterations on large in-
put vectors (32 MB), and measure the throughput for the op-
eration. Figure 9 plots the results of this experiment for six
configurations: the Skylake system with 1, 2, and 4 cores, the
GTX 745, and Buddy RAM with 1, 2, and 4 DRAM banks.
We draw three conclusions. First, for all bitwise operations,
the throughput of the Skylake system is roughly the same for
all three core configurations. We find that the available mem-
ory bandwidth limits the throughput of these operations, and
hence using more cores is not beneficial. Second, while the
GTX 745 slightly outperforms the Skylake system, its through-
put is also limited by the available memory bandwidth. Al-
though a more powerful GPU with more bandwidth would en-
able higher throughput, such high-end GPUs are significantly
costlier and also consume very high energy. Third, even with a
single DRAM bank, Buddy significantly outperforms both the
Skylake and the GTX 745 for all bitwise operations (2.7X—
6.4X better throughput than the GTX 745). More importantly,
unlike the other two systems, Buddy is not limited by the mem-
ory channel bandwidth. Therefore, the throughput of Buddy
scales linearly with increasing number of banks. Even with
power constraints like tFAW, Buddy with two or four banks
can achieve close to an order of magnitude higher throughput
than the other two systems.
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Figure 9: Comparison of throughput of bitwise operations. The
values on top of each Buddy bar indicates the factor improve-
ment in throughput of Buddy on top of the GTX 745.
We estimate energy for DDR3-1333 using the Rambus
power model [57]. Our energy numbers include only the
DRAM and channel energy, and not the energy consumed by
the on-chip resources. For Buddy, some activate operations
have to raise multiple wordlines and hence consume higher en-
ergy. Based on our analysis, we increase the activation energy
by 22% for each additional wordline raised. Table 3 shows
the energy consumed per kilo byte for different bitwise oper-
ations. Across all bitwise operations, Buddy reduces energy
consumption by at least 25.1X (up to 59.5X) compared to the
DDR interface.
Interface not and/or nand/nor xor/xnor
Energy DDR3 93.7 137.9 137.9 137.9
(nJ/KB) Buddy 1.6 3.2 4.0 5.5(↓) 59.5X 43.9X 35.1X 25.1X
Table 3: Comparison of energy for various groups of bitwise
operations. (↓) indicates reduction in energy of Buddy over the
traditional DDR3 interface.
Based on these results, we conclude that for systems using
DRAM-based main memory, Buddy is the most efficient way
of performing bulk bitwise operations.
8. Effect on Real-World Applications
We evaluate the benefits of Buddy on real-world applica-
tions using the Gem5 simulator [16]. Table 4 lists the main
simulation parameters. We assume that application data is
mapped such that all bitwise operations happen across aligned-
rows within a subarray. We quantitatively evaluate three appli-
cations: 1) a database bitmap index [5, 8, 9, 52], 2) BitWeav-
ing [47], a mechanism to accelerate database column scan
operations, and 3) a bitvector-based implementation of the
widely-used set data structure. In Section 8.4, we discuss four
other potential applications that can benefit from Buddy.
Processor
x86, 8-wide, out-of-order, 4 Ghz
64 entry instruction queue
L1 cache 32 KB D-cache, 32 KB I-cache, LRU policy
L2 cache 2 MB, LRU policy, 64 B cache line size
Main memory DDR4-2400, 1-channel, 1-rank, 16 banks
Table 4: Major simulation parameters
8.1. Bitmap Indices
Bitmap indices [18] are an alternative to traditional B-tree
indices for databases. Compared to B-trees, bitmap indices
1) consume less space, and 2) can perform better for many
important queries (e.g., joins, scans). Several major databases
support bitmap indices (e.g., Oracle [52], Redis [8], Fastbit [5],
rlite [9]). Several real applications (e.g., Spool [10], Belly [2],
bitmapist [3], Audience Insights [21]) use bitmap indices for
fast analytics. As bitmap indices heavily rely on bulk bitwise
operations, Buddy can accelerate bitmap indices, thereby im-
proving overall application performance.
To demonstrate this benefit, we use the following workload
from a real application [21]. The application uses bitmap in-
dices to track users’ characteristics (e.g., gender) and activities
(e.g., did the user log in to the website on day ’X’?) for m
users. The applications then uses bitwise operations on these
bitmaps to answer different queries. Our workload runs the
following query: “How many unique users were active every
week for the past n weeks? and How many male users were
9
active each of the past n weeks?” Executing this query re-
quires 6n bitwise or, 2n-1 bitwise and, and n+1 bitcount op-
erations. In our mechanism, Buddy accelerates the bitwise or
and and operations in these queries, and the bitcount opera-
tions are performed by the CPU. Figure 10 shows the end-to-
end query execution time of the baseline and Buddy for the
above experiment for various values of m and n.
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Figure 10: Performance of Buddy for bitmap indices The values
on top of each bar indicates the factor reduction in execution
time due to Buddy.
We draw two conclusions. First, as each query hasO(n) bit-
wise operations and each bitwise operation takes O(m) time,
the execution time of the query increases with increasing value
mn. Second, Buddy significantly reduces the query execution
time compared to the baseline, by 6X on average.
While we demonstrate the benefits of Buddy using one
query, as all bitmap index queries involve several bitwise oper-
ations, Buddy would provide similar performance benefits for
any application using bitmap indices.
8.2. BitWeaving: Fast Scans using Bitwise Operations
Column scan operations are a common part of many
database queries. They are typically performed as part of eval-
uating a predicate. For a column with integer values, a predi-
cate is typically of the form, c1 <= val <= c2. Recent
works [47, 69] have observed that existing data representa-
tions for storing columnar data are inefficient for such pred-
icate evaluation especially when the number of bits used to
store each value of the column is less than the processor width.
This is because 1) the values do not align well with the proces-
sor boundaries, and 2) the processor typically does not have
comparison instructions at granularities smaller than the pro-
cessor word. To address this problem, BitWeaving [47] pro-
poses two different data representations called BitWeaving-H
and BitWeaving-V. We focus our attention on the faster of the
two mechanisms, BitWeaving-V.
BitWeaving-V stores the values of a column such that the
first bit of all the values of the column are stored contigu-
ously, the second bit of all the values of the column are stored
contiguously, and so on. Using this representation, the predi-
cate c1 <= val <= c2, can be represented as a series of
bitwise operations starting from the most significant bit all
the way to the least significant bit (we refer the reader to the
BitWeaving paper [47] for the detailed algorithm). As these
bitwise operations can be performed in parallel across multi-
ple values of the column, BitWeaving uses the hardware SIMD
support accelerate these operations. With support for Buddy,
these operations can be performed in parallel across a much
larger set of values, thereby enabling higher performance.
We show this benefit by comparing the performance of the
baseline BitWeaving with the performance of BitWeaving ac-
celerated by Buddy for a commonly-used query
‘select count(*) from T where c1 <= val <= c2’
The query involves a series of bitwise operations to eval-
uate the predicate and a bitcount operation to compute the
count(*). The execution time of this query depends on
1) the number of bits used to represent each value of val,
b, and 2) the number of rows in the table T, r. Figure 11 shows
the speedup of Buddy over BitWeaving for various values of b
and r.
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Figure 11: Speedup offered by Buddy for BitWeaving
We draw three conclusions. First, Buddy improves the per-
formance of the query by between 1.8X and 11.8X (7.0X on
average) compared to the baseline BitWeaving for various val-
ues of b and r. Second, the performance improvement of
Buddy increases with increasing value of the number of bits
per column b, because, as b increases, the fraction of time
spent in performing the bitcount operation reduces. As a re-
sult, a larger fraction of the execution can be accelerated using
Buddy. Third, for b = 4, 8, 12, and 16, we can observe a
large jump in the speedup of Buddy. These are points where
the working set stops fitting in the on-chip cache. By exploit-
ing the high bank-level parallelism in DRAM, Buddy can out-
perform baseline BitWeaving (by up to 4.1X) even when the
working set fits in the cache.
8.3. Bit Vectors vs. Red-Black Trees
Many algorithms heavily use the set data structure. While
red-black trees [24] (RB-trees) are commonly used to imple-
ment a set (e.g., C++ Standard Template Library [4]), when
the domain of elements is limited, we can implement a set
using a bit vector. Bit vectors offer constant time insert and
lookup as opposed to RB-trees, which consume O(log n) time
for both operations. However, with bit vectors, set operations
like union, intersection, and difference have to operate on the
entire bit vector, regardless of whether the elements are actu-
ally present in the set. As a result, for these operations, de-
pending on the number of elements in the set, bit vectors may
outperform or perform worse than RB-trees. With support for
fast bulk bitwise operations, we show that Buddy significantly
shifts the trade-off in favor of bit vectors.
To demonstrate this, we compare the performance of union,
intersection, and difference operations using three implemen-
tations: RB-tree, bit vectors with SIMD optimization (Bitset),
and bit vectors with Buddy. We run a benchmark that performs
each operation on k sets (containing elements between 1 and
219) and stores the result in an output set. Figure 12 shows the
execution time for each implementation normalized to RB-tree
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for the three operations for k = 15 with varying number of el-
ements in the input sets.
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Figure 12: Comparison between RB-Tree, Bitset, and Buddy
We draw three conclusions. First, by enabling much higher
throughput for bitwise operations, Buddy outperforms the
baseline bitset on all the experiments. Second, as expected,
when the number of elements in each set is very small (16 out
of 219), RB-Tree performs better than the bit vector based im-
plementations. Third, even when each set contains only 64 or
more (out of 219) elements, Buddy significantly outperforms
RB-Tree, 3X on average.
In summary, by performing bulk bitwise operations effi-
ciently and with much higher throughput compared to existing
systems, Buddy makes a bit-vector-based implementation of a
set more attractive than red-black-trees.
8.4. Other Applications
8.4.1. Masked Initialization. Certain operations have to clear
a specific field in an array of objects. Such masked initializa-
tions [55] are very useful in applications like graphics (e.g.,
clearing a specific color in an image). Existing systems read
the entire data structure into the processor/GPU before per-
forming these operations. Fortunately, we can use bitwise
AND/OR operations to express masked initializations, and
consequently, Buddy can easily accelerate these operations.
8.4.2. Encryption. Many encryption algorithms heavily use
bitwise operations (e.g., XOR) [26, 50, 66]. The Buddy sup-
port for fast and efficient bitwise operations can i) boost the
performance of existing encryption algorithms, and ii) en-
able new encryption algorithms with high throughput and effi-
ciency.
8.4.3. DNA Sequence Mapping. Most DNA sequence map-
ping algorithms [61] rely on identifying the locations where a
small DNA sub-string occurs in the reference genome. As the
reference genome is large, prior works have proposed a num-
ber of pre-processing algorithms [15, 45, 58, 60, 68, 71, 72]
have to speedup this operation. Some of these prior works [15,
58, 71] heavily using bitwise operations. Buddy can signif-
icantly accelerate these bitwise operations, thereby reducing
the overall time consumed by the DNA sequence mapping al-
gorithm.
8.4.4. Approximate Statistics. Certain large systems employ
probabilistic data structures to improve the efficiency of main-
taining statistics [17]. Many such structures (e.g., Bloom fil-
ters) rely on bitwise operations to achieve high efficiency. By
improving the throughput of bitwise operations, Buddy can
improve the efficiency of such data structures, and potentially
enable the design of new data structures in this space.
9. Related Work
To our knowledge, this is the first work that proposes a
mechanism to perform the functionally complete set of bitwise
operations completely inside DRAM with high efficiency and
low cost. While other works have explored using capacitors to
implement logic gates [53], we are not aware of any work that
exploits modern DRAM architecture to perform bitwise oper-
ations. Many prior works aim to enable efficient computation
near memory. We now compare Buddy to these prior works.
Some recent patents [13, 14] from Mikamonu describe a
new DRAM organization with 3T-1C cells and additional logic
(e.g., muxes) to perform NAND/NOR operations on the data
inside DRAM. While this architecture can perform bitwise op-
erations inside DRAM, the 3T-1C cells results in significant
additional area cost to the DRAM array, and hence greatly
reduces overall memory density/capacity. In contrast, Buddy
exploits existing DRAM cell structure and operation to per-
form bitwise operations efficiently inside DRAM. As a result,
it incurs much lower cost compared to the Mikamonu archi-
tecture.
A recent paper proposes Pinatubo [46], a mechanism to
perform bulk bitwise operations inside PCM. Similarly, a re-
cent line of work [38, 39, 40, 44] proposes mechanisms to
perform bitwise operations and other simple operations (3-
bit full adder) completely inside a memristor array. First, as
the underlying memory technology is different, the mecha-
nisms proposed by these works is completely different from
Buddy. Second, given that DRAM is faster than PCM or mem-
ristor, Buddy can offer much higher throughput compared to
Pinatubo. Having said that, these works demonstrate the im-
portance of improving the throughput of bulk bitwise opera-
tions.
A few recent works [32, 63, 64] exploit memory architec-
tures to accelerate specific operations. RowClone [63] effi-
ciently performs bulk copy and initialization inside DRAM.
Kang et al. [32] propose a mechanism to exploit SRAM
to accelerate “sum of absolute differences” computation.
ISAAC [64] proposes a mechanism to accelerate dot-product
computations using a memristor array. While these mecha-
nisms significantly improve the efficiency of performing the
respective operations, none of them can perform bitwise oper-
ations like Buddy.
Prior works (e.g., EXECUBE [37], IRAM [54], DIVA [22])
propose designs that integrate custom processing logic into the
DRAM chip to perform bandwidth intensive operations. The
idea is to design processing elements using the DRAM pro-
cess, thereby allowing these elements to exploit the full band-
width of DRAM. These approaches have two drawbacks. First,
logic designed using DRAM process is generally slower than
regular processors. Second, the logic added to DRAM signif-
icantly increases the chip cost. In contrast, we propose a low-
cost mechanism that greatly accelerates bitwise operations.
Some recent DRAM architectures [7, 29, 49] use 3D-
stacking to stack multiple DRAM chips on top of the pro-
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cessor chip or a separate logic layer. These architectures of-
fer much higher bandwidth to the logic layer compared to
traditional off-chip interfaces. This enables an opportunity
to offload some computation to the logic layer, thereby im-
proving performance. In fact, many recent works have pro-
posed mechanisms to improve and exploit such architectures
(e.g., [11, 12, 23, 25, 74]). Even though they higher bandwidth
compared to off-chip memory, such 3D-stacked architectures
are still bandwidth limited [42]. However, since Buddy can be
integrated easily with such architectures, it can still offer sig-
nificant performance and energy improvements in conjunction
with 3D-stacking.
10. Conclusion
We introduced Buddy, a new substrate that performs row-
wide bitwise operations within a DRAM chip by exploiting
the analog operation of DRAM. Buddy consists of two com-
ponents. The first component uses simultaneous activation of
three DRAM rows to efficiently perform bitwise AND/OR op-
erations. The second component uses the inverters present in
each sense amplifier to efficiently implement bitwise NOT op-
erations. With these two components, Buddy can perform any
bitwise logical operation efficiently within DRAM. Our eval-
uations show that Buddy enables 10.9X–25.6X improvement
in the throughput of bitwise operations. This improvement di-
rectly translates to significant performance improvement (3X–
7X) in the evaluated data-intensive applications. Buddy is gen-
erally applicable to any memory architecture that uses DRAM
technology. We believe that the support for fast and efficient
bitwise operations in DRAM can enable better design of appli-
cations to take advantage of them, which would result in large
improvements in performance and efficiency.
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